Electrical Engineering Circuit Analysis

Explore top LinkedIn content from expert professionals.

  • View profile for Shaibu Ibrahim PE, PMP®
    Shaibu Ibrahim PE, PMP® Shaibu Ibrahim PE, PMP® is an Influencer

    Sr. Electrical Engineer. NABCEP PVIP. LEED GA. I write and talk about Electricity and Energy Systems. I help young professionals land their dream jobs. Visit shailearning.com for more information.

    78,804 followers

    One of the most critical power system studies performed for all electrical installations is short-circuit analysis. But why is it so important in all projects? The basic answer is that no system is 𝗶𝗺𝗺𝘂𝗻𝗲 to electrical faults or disturbances, and when these faults do occur, fault currents are incrementally larger than rated current. As such, we would like to know whether our facility equipment are adequately rated to withstand these large short-circuit currents. We want facility breakers to interrupt significant fault current without damage; otherwise, we may have to replace the damaged equipment or maintain it. However, we do care about system downtime when replacement or prolonged maintenance hours result in financial loss and distraction to public safety. So, why not perform a short-circuit analysis to verify that your electrical facility is designed to withstand the available short-circuit contribution that will come from any source (utility and/or other installations). One may ask, what happens if I just design and build without conducting any short-circuit study? This is a huge gamble that won't be accepted, especially for compliance reasons, but also know that, when a short-circuit happens: ⚡ Arcing and burning can occur, and equipment can get damaged ⚡ Large current flows from various sources to the fault location, and you have no idea what it may be. ⚡ Thermal and mechanical stress could be detrimental and may last for longer due to a lack of knowledge of the system you built. And many others Find this informative reference from GE on short-circuit calculations. #shortcircuit #electricafault #powersystem

  • View profile for Dlzar Al Kez

    PhD, CEng, MIET, FHEA | Power System Stability & Security Advisor | Helping Operators & Developers De-risk IBR & AI Data Centre Connections | RMS+EMT • Grid-Forming • Grid Code Compliance

    13,177 followers

    Your Inverter Passed All Ride-Through Tests. So Why Did It Still Desynchronise? Most of our engineering effort has gone into making sure that inverters ride through faults, and understandably so. Standards like IEEE 2800, UL 1741(SB), and IEEE P1547.1 require them to remain online during voltage sags, frequency excursions, and even short circuits. But we’ve become so focused on "staying connected" that we’ve overlooked a deeper question: Are they staying synchronised? Too often, we assume that if an inverter doesn't trip, it's doing its job. But riding through a fault isn’t the same as riding with the grid, especially in low-inertia systems dominated by inverters. Subtle Failures: The Real Resilience Challenge Emerging system-wide vulnerabilities aren't just about voltage or frequency, they're about angle. 1. Phase Angle Drift: When an inverter hits its current limit, say, during a fault, the terminal voltage can begin to drift in phase from the grid reference. This is not always silent: advanced grid monitoring and phasor-based diagnostics can detect it. But most protection schemes can’t. The phase error accumulates quietly, eventually leading to loss of synchronism, without ever violating voltage or frequency thresholds. 2. Reactive Surges: Inverters are expected to inject or absorb reactive power to support grid voltage during disturbances. But when many units respond simultaneously, the resulting reactive transients can destabilise inverter control loops or overload weak grid segments. Grid support, under stress, can become grid stress; see it unfold in the graph below. 3. Loss of Synchronism: Inverter-based resources don’t swing. They don’t coast. They don’t ride out angle disturbances like machines with inertia do. During events like islanding or fast reconnection, they can desynchronise rapidly, long before conventional ride-through windows expire. Grid Codes: Progress, but Still Blind Spots Yes, standards are evolving. IEEE P1547.1 and future revisions of UL 1741 are beginning to include phase jump and RoCoF ride-through. But let’s be honest: voltage and frequency compliance remain the primary focus. Synchronism is still treated as implicit, not explicit. A system that passes ride-through tests but slips out of step under stress is not resilient. It’s just untested. So what defines real resilience? It’s not just about “what didn’t trip. It’s about whether the grid decided to hold onto you or let you go. This is where we need to shift our thinking. Modern defence plans must be angle aware. Inverter controls must become synchronism sensitive. And system planners must stop treating “ride-through” as the final destination. Because resilience isn’t just measured by what stays online, It’s measured by what stays in step. Is your system’s resilience measured by what stays online, or what gets cut loose? #LossOfSynchronism #GridFollowing #ProtectionDesign #PowerSystemResilience #RideThrough #AngleStability #Blackout

  • View profile for Ahtesham Azhar

    Lead Testing & Commissioning Engineer – Power Transformers, Substations & Generators | High Voltage (HV) Specialist | QA/QC & Protection Engineer | Project Management | Continuous Learner & Team Player

    5,122 followers

    ⚡ 500 kV Current Transformer (CT) Testing & Diagnostic Analysis: Recently, I performed complete diagnostic testing on a 500 kV Current Transformer (CT) to evaluate its accuracy, insulation integrity, and overall performance. CTs play a critical role in protection and metering circuits — ensuring their health is essential for safe and reliable operation of high-voltage systems. 🧪 🧰 Tests Performed & Objectives 🔹 1. Insulation Resistance (IR) Test Purpose: Assess insulation health between primary, secondary, and core. Method: High-voltage DC applied using a Megger Insulation Tester. Interpretation: High IR → Healthy insulation Low IR → Possible moisture or insulation deterioration 🔹 2. CT Analyzer Testing (Megger CT Analyzer) Comprehensive testing performed using Megger CT Analyzer, which automatically measures and analyzes all electrical characteristics of the CT, including: ⚙️ Winding Resistance (WR): Evaluates resistance of secondary windings to detect loose connections or shorted turns. (Measured automatically by CT Analyzer with temperature correction applied.) ⚙️ Ratio Test: Confirms the actual turns ratio matches the nameplate ratio. ⚙️ Phase Error / Phase Displacement: Measures angular deviation between primary and secondary currents — essential for accurate metering and protection. ⚙️ Excitation (Magnetization / Saturation) Curve: Determines the knee-point voltage and CT core behavior under fault conditions. ⚙️ Burden & Accuracy Class Verification: Confirms the CT maintains accuracy under rated burden as per IEC / IEEE standards. ⚙️ Polarity Test: Verifies the correct orientation between primary and secondary terminals. ⚙️ Demagnetization Function: Automatically demagnetizes the CT core after testing to restore accurate characteristics. 🔹 3. Capacitance & Dissipation Factor (C&DF / Tan Delta) Test Purpose: Evaluate insulation dielectric condition and detect early aging. Method: High-voltage AC applied; Capacitance and Tan Delta (Dissipation Factor) measured. Interpretation: ⭐ Stable capacitance → Healthy insulation ⭐ Increased Tan Delta → Possible moisture, heat, or contamination #CurrentTransformer #CTTesting #CTAnalyzer #ElectricalEngineering #PowerEngineering #TanDelta #CapacitanceTesting #DissipationFactor #WindingResistance #InsulationResistance #Megger #HighVoltageTesting #ConditionMonitoring #AGITROLSolutions #Siemens #TestingAndCommissioning #ProtectionSystem #ElectricalTesting #IEEEStandards #IECStandards

    • +10
  • View profile for Josh Braun

    Struggling to book meetings? Getting ghosted? Want to sell without pushing, convincing, or begging? Read this profile.

    282,067 followers

    The other day someone sent me an cold email that basically said: “You’ve been trying to do this for too long. You’re relying on the wrong people. Here’s where we come in.” You’ve probably seen versions of this before. It’s the same move over and over: Tell the prospect they’re doing it wrong. Tell them you know the “real” reason they’re struggling. Then swoop in as the hero. On paper, it sounds bold. In reality, it backfires. Why? Because the fastest way to make someone defensive is to imply they’re incompetent. The moment you tell people they chose the wrong vendor, hired the wrong person, used the wrong process, or relied on the wrong strategy, you trigger what psychologists call reactance. The instinct to push back when you feel judged or cornered. People stop listening. They start defending. They mentally walk out of the room. No one wants a stranger showing up and diagnosing their life. Especially not in the first 10 seconds of an email. There’s a better way. Instead of telling people what they did wrong, shine a light on what people like them are running into. Something neutral. Something plausible. Something they can recognize without feeling attacked. Not this: “You’ve been relying on the wrong people.” But something like: “Not sure about you, but some hiring managers tell me the hardest part isn’t finding candidates, it’s figuring out who’ll actually stick around.” See the difference? One triggers a wall. The other opens a door. People don’t want to be corrected. They want to feel understood.

  • View profile for Med GHOZLANI

    Senior Electronics Engineer | PCB Design, Bring-Up & Debug for Startups & Tech Teams | IoT & High-Speed Systems | Freelance Consulting | Available Now

    4,629 followers

    A couple of days ago, I was reviewing a client’s design and noticed something interesting. Every IC power pin had between four and six capacitors: 10 µF, 1 µF, 0.1 µF, 33 pF, and 10 pF. A full “capacitor zoo” replicated across the board. At first glance, it looks thorough. The intent is to “cover every frequency range”. This is where physics steps in. Each capacitor introduces parasitic inductance and resistance. When many values are placed in parallel, the network forms multiple LC tank resonances that interact with each other. Instead of flattening the impedance, these LC tanks can create peaks at certain frequencies, increasing ripple and ringing on the power rail. Often, a well sized bulk capacitor for low frequency energy storage combined with a single properly selected decoupling capacitor for the relevant high frequency range is sufficient, provided placement and return paths are correct. #HardwareDesign #EMI #PowerIntegrity #Resonance #Decoupling #PCBDesign

  • View profile for Ignacio Carellan

    PhD | Technical Advisor – Inverter & BESS Reliability | RCA, Due Diligence & Technical Audits | +35 GW Utility-Scale | Research in Cambridge (UK) – PhD Brunel

    2,826 followers

    The X/R ratio: a grid parameter that strongly affects inverter stability ⚠️ When connecting inverter-based generation to the grid, we often talk about grid strength. But there is a grid parameter that is rarely explained and yet has a major impact on stability: the X/R ratio. The X/R ratio is the ratio between the reactive part (X) and the resistive part (R) of the grid impedance. In simple terms, it describes whether the grid behaves in a more inductive or more resistive way. This distinction matters. A grid with a high X/R ratio behaves predominantly inductive. A grid with a low X/R ratio has a stronger resistive component, which changes how disturbances interact with the inverter control. A simple way to read the X/R ratio: • When the X/R ratio is high, the grid behaves mainly inductive and disturbances tend to be naturally damped. • When the X/R ratio is low, the resistive component dominates and disturbances propagate more directly. • And in low X/R grids, disturbances reach the inverter more directly, making stable operation harder. 📌 This is why plants connected to grids that look similar on paper can behave very differently once in operation. Voltage fluctuations, unstable control behaviour or repeated alarms may appear even though traditional grid indicators seem acceptable. The X/R ratio does not replace other grid parameters. But it adds essential information about how the grid reacts dynamically and how disturbances are dissipated. That is also why grid behaviour cannot be described using a single number. Parameters such as SCR describe how strong the grid is, while X/R describes how it is damped. Both are needed to understand how an inverter will interact with the grid under real operating conditions. For a deeper look at how SCR affects inverter behaviour, see the related post here: 👉 https://lnkd.in/eNbye4kc #Reliability #PVPlants #SolarInverters #GridStability #XRratio #DynamicStability #TechnicalDueDiligence Curious if the X/R ratio has been considered in your grid assessments? Let us talk. 📞 +34 672 272 038 | ✉️ ignacio.carellan@inverteradvisor.com  | 🌐 inverteradvisor.com

  • View profile for Ravindra kumar

    Electrical Project Engineer | 6+ Years | Greenfield Projects | Testing & Commissioning | SAP, BOQ, HT, LT ,VFD and Some Basic Knowledge Of PLC and SCADA,Upgradation | Chemical & Industrial Plants

    1,704 followers

    🔹 Transformer Testing – Explanation & Procedure 1.Insulation Resistance (IR) Test Purpose: To check the insulation strength between windings to windings and winding & earth. Ensures no moisture or deterioration. Procedure: Use Megger (500V / 1000V / 2500V / 5000V as per rating). Disconnect all connections from transformer bushings. Apply DC voltage between: * HV ↔ LV * HV ↔ Earth * LV ↔ Earth Record insulation resistance values in MΩ. For better check, also calculate Polarization Index (PI = IR at 10 min / IR at 1 min) 2.Winding Resistance Test Purpose: To measure winding resistance of LV and HV windings. Detects loose connections, shorted turns, or high-resistance joints. Procedure: Use a DC resistance test kit (Micro-ohmmeter) Connect across each winding terminal (HV side & LV side). Pass DC current and measure resistance. Compare with design/previous values; should be balanced across phases. 3.Magnetic Balance Test Purpose: To detect inter-turn short circuits in three-phase transformers. Ensures magnetic circuit balance of windings. Procedure: Apply low voltage AC (around 230V single phase supply) between two phases of HV winding at a time. Measure voltages induced in the third phase. Normal condition → induced voltages follow a definite balanced pattern. Abnormal imbalance → indicates possible winding fault. 4.Vector Group Test Purpose: To confirm the vector group (phase displacement) of transformer windings. Ensures parallel operation compatibility. Procedure: Apply 3-phase supply to HV side. Measure phase-to-phase and phase-to-neutral voltages on HV & LV. Compare phase displacement between HV and LV voltages. Verify with nameplate vector group (e.g., Dyn11, YNd1, etc.). 5.Voltage Ratio Test Purpose: To verify that the ratio of primary to secondary voltages matches the design. Procedure: Apply rated voltage on HV side (or a reduced test voltage). Measure voltage on LV side. Calculate ratio: HV / LV. Compare with nameplate ratio (tolerance ±0.5%). 6.Turns Ratio (TTR) Test Purpose: To accurately check the number of turns ratio between HV and LV. More precise than simple voltage ratio test. PROCEDURE: Use TTR meter(special kit). Connect across HV and LV windings. Inject a low test voltage from TTR kit. Instrument directly displays turns ratio & phase angle error. Compare with rated ratio.

  • View profile for James Cupps

    VP Head of AI Security

    8,910 followers

    Summary of Likely Technical Causes for the April 28, 2025 Spain Power Outage The massive blackout that affected Spain and Portugal on April 28, 2025, originated from a cascading sequence of technical failures within the Iberian power grid. The outage was initially triggered by a physical fault—a transmission line damaged by a fire in southwest France—which caused the sudden disconnection of critical cross-border interconnections between Spain and France. This disconnection led to a rapid loss of synchronism between the Iberian and the wider European grid. As Spain and Portugal abruptly became electrically isolated, a severe imbalance between generation and demand occurred, likely due to a sudden loss of significant imported power and possible subsequent generator trips within Iberia. The result was a catastrophic frequency drop, exceeding the capacity of automatic under-frequency load shedding systems designed to protect grid stability. Further complicating the situation was the high reliance on renewable generation sources (wind and solar), which reduced the overall inertia of the system, causing the frequency to fall too quickly for protective measures to effectively counteract the imbalance. Additionally, voltage instability and widespread voltage collapse quickly followed as large portions of the transmission network lost power sources. In summary, the blackout was caused primarily by: Initial line fault and rapid cascading grid separation due to protective relay actions. Severe frequency instability and collapse triggered by substantial power imbalance. Reduced grid inertia from high renewable energy penetration, accelerating frequency decline. Voltage collapse throughout large segments of the transmission grid due to widespread generator and line disconnections. Insufficient interconnection capacity between Spain and the rest of Europe, limiting external support during the crisis. No evidence currently indicates that cyberattacks or operator errors played a significant role. The event was essentially a severe technical failure, illustrating vulnerabilities within the current Iberian grid configuration under extreme conditions.

  • View profile for Wamiq Rafique

    Testing and Commissioning Engineer | Field Services Engineer| Quality Engineer | Protection and Control | Social Worker | Project Management | R &D Enthusiasts | Design Engineer | Eager to Learn, Earn & Grow |

    7,105 followers

    𝗘𝗹𝗲𝗰𝘁𝗿𝗶𝗰𝗮𝗹 𝘁𝗲𝘀𝘁𝗶𝗻𝗴 𝗼𝗳 500𝗸𝗩 𝗖𝘂𝗿𝗿𝗲𝗻𝘁 𝗧𝗿𝗮𝗻𝘀𝗳𝗼𝗿𝗺𝗲𝗿 𝘪𝘴 𝘪𝘮𝘱𝘰𝘳𝘵𝘢𝘯𝘵 𝘵𝘰 𝘦𝘯𝘴𝘶𝘳𝘦 𝘵𝘩𝘦𝘪𝘳 𝘢𝘤𝘤𝘶𝘳𝘢𝘤𝘺, 𝘳𝘦𝘭𝘪𝘢𝘣𝘪𝘭𝘪𝘵𝘺, 𝘢𝘯𝘥 𝘴𝘢𝘧𝘦𝘵𝘺 𝘪𝘯 𝘩𝘪𝘨𝘩-𝘷𝘰𝘭𝘵𝘢𝘨𝘦 𝘱𝘰𝘸𝘦𝘳 𝘴𝘺𝘴𝘵𝘦𝘮𝘴. Common electrical tests performed on 500kV CTs: 1. 𝗜𝗻𝘀𝘂𝗹𝗮𝘁𝗶𝗼𝗻 𝗥𝗲𝘀𝗶𝘀𝘁𝗮𝗻𝗰𝗲 𝗧𝗲𝘀𝘁 (𝗠𝗲𝗴𝗴𝗲𝗿 𝗧𝗲𝘀𝘁): ✓ This test measures the insulation resistance between the primary winding, secondary windings, and the ground. ✓ It helps to identify any insulation degradation, moisture ingress, or contamination. ✓ Typically performed using a high-voltage DC megohmmeter. 2. 𝗥𝗮𝘁𝗶𝗼 𝗧𝗲𝘀𝘁: ✓This test verifies the accuracy of the turns ratio between the primary and secondary windings. ✓It ensures that the CT will accurately step down the high primary current to a measurable secondary current. 3. 𝗣𝗼𝗹𝗮𝗿𝗶𝘁𝘆 𝗧𝗲𝘀𝘁: ✓ This test confirms the instantaneous direction of the current in the secondary winding relative to the primary winding. ✓Correct polarity is essential for proper operation of protection and metering circuits. 4. 𝗘𝘅𝗰𝗶𝘁𝗮𝘁𝗶𝗼𝗻 𝗖𝗵𝗮𝗿𝗮𝗰𝘁𝗲𝗿𝗶𝘀𝘁𝗶𝗰 𝗧𝗲𝘀𝘁: ✓This test determines the excitation characteristics of the CT core, including the knee-point voltage. ✓The knee-point voltage is the point beyond which a small increase in voltage leads to a large increase in magnetizing current. ✓This test is crucial for ensuring the CT's ability to accurately represent fault currents without saturation. ✓Performed by applying a variable AC voltage to the secondary winding with the primary winding open-circuited and measuring the excitation current. 5. 𝗦𝗲𝗰𝗼𝗻𝗱𝗮𝗿𝘆 𝗪𝗶𝗻𝗱𝗶𝗻𝗴 𝗥𝗲𝘀𝗶𝘀𝘁𝗮𝗻𝗰𝗲 Measurement: ✓This test measures the DC resistance of the secondary windings. ✓High resistance can indicate loose connections, broken strands, or corrosion. 6. 𝗦𝗲𝗰𝗼𝗻𝗱𝗮𝗿𝘆 𝗕𝘂𝗿𝗱𝗲𝗻 𝗠𝗲𝗮𝘀𝘂𝗿𝗲𝗺𝗲𝗻𝘁: ✓This test measures the impedance of the connected secondary burden (e.g., relays, meters). ✓It ensures that the burden does not exceed the CT's rating, which could affect its accuracy. 7. 𝗥𝗮𝘁𝗶𝗼 𝗮𝗻𝗱 𝗣𝗵𝗮𝘀𝗲 𝗔𝗻𝗴𝗹𝗲 𝗘𝗿𝗿𝗼𝗿 𝗧𝗲𝘀𝘁𝘀: ✓These tests precisely measure the ratio error and phase angle error of the CT at various primary currents and burdens. ✓They verify the CT's accuracy class and ensure it meets the required standards for metering and protection applications. 𝗥𝗲𝗹𝗲𝘃𝗮𝗻𝘁 𝗦𝘁𝗮𝗻𝗱𝗮𝗿𝗱𝘀: IEC 60044-1: Instrument transformers - Part 1: Current transformers IEC 61869-2: Instrument transformers - Megger #NTDC #500kVgridstation #CT #transformer #testing #commissioning #substation #AIS #GIS #power #system #electrical #equipment Siemens GE Vernova Hitachi Energy National Transmission & Dispatch Company (NTDC), Pakistan Pakistan State Oil Arteche

    • +1
  • View profile for Igor Marinkovic

    For a quarter-century, I've been living and breathing analog layout.

    1,942 followers

     Mastering Parasitic Capacitance in CMOS Analog Layout! Ever felt like your meticulously crafted CMOS analog circuits are being subtly sabotaged? You're not alone! The culprit might just be Parasitic Capacitance—the unseen force affecting your design's performance, power consumption, and overall effectiveness. Let’s Demystify & Defeat It Together! What is Parasitic Capacitance? Unwanted capacitances between conductive paths in your IC can significantly impact frequency response, gain, phase margin, and more! Types to Watch Out For: Metal-to-Metal (M2M): Between adjacent metal wires Metal-to-Diffusion (M2D): Between a metal line and an underlying diffusion region (e.g., source/drain of a transistor) Metal-to-Poly (M2P): Between a metal line and a poly gate or poly resistor Diffusion-to-Diffusion (D2D): Between adjacent diffusion regions Substrate Capacitance: Between any conductive layer and the substrate Impact of Parasitic Capacitance: Slower Response: Reduced bandwidth and impaired high-frequency performance Amplifier Instability: Altered pole/zero locations, threatening gain and phase margin Mismatch Mayhem: Variability in parasitic capacitance degrades differential circuit performance Power & Speed Trade-offs: Increased capacitance can lead to higher power consumption or slower speeds Noise Invasion: Additional capacitances can introduce unwanted noise in sensitive analog circuits Mitigation Mastery: Spacing: Move sensitive lines away from each other. Layering: Utilize different metal layers for sensitive lines. Transistor Placement: Consider parasitics when placing your transistors. Symmetry: If you can’t avoid parasitic capacitances, at least make them uniform. Post-Layout Simulation: Always perform simulations after layout. Shielding: Use as a last resort; remember that additional metal can introduce more parasitic capacitances. Best Practices for Success: Consider parasitics from day one. Collaborative design is key. Combine automation with expert intuition. Stay updated to stay ahead! Share Your Own Parasitic Capacitance Conquest Stories! Let's learn from each other! #CMOSAnalogLayout #ParasiticCapacitance #ChipDesign #SemiconductorEngineering

Explore categories