SiC Power Electronics Engineer | High-Density 1200V Inverter Design | High-Current PCB & Loss Optimization | EV & Renewable Energy Systems
4,804 followers
Why Most SiC #Inverter Failures Are Layout Failures Forget blaming the #SiC die or the gate driver. At hundreds of volts and hundreds of amps, the thing that actually breaks is almost always copper and geometry, not silicon. At 800 V and multi-hundred-kW power levels, parasitics stop being “second order.” A few nanohenries of DC-link loop inductance will ring with device capacitances and kick V_DS into catastrophic overshoot at turn-off. We’ve repeatedly seen systems spike well beyond the rail simply because the caps and busbars weren’t essentially welded to the half-bridge. Key failure mechanisms I keep seeing in the lab and field: • DC-link loop inductance → huge overshoot. Any length in the high-current loop stores energy that gets dumped into the MOSFET at turn-off. Tighten that loop first. • Gate ↔ power loop coupling → false turn-on. Fast dv/dt pumps current through Miller capacitances. If the gate loop is loose, you get brief gate-source glitches that are enough to trigger shoot-through on SiC. • Uneven current sharing and resonances. Paralleled devices double di/dt but any trace-length mismatch produces a device that hogs the surge. Common-source inductance feeds back into timing and creates deterministic imbalance. • “Random” failures aren’t random. Simulators often under-represent parasitic loops. What looks safe on paper rings differently once copper, assembly tolerances, and temperature swing appear. Teams often react by tweaking gate resistances or adding snubbers. Those are band-aids. The real fix is architectural: design the switching cell and the power loop first, then pick devices. Practical design priorities that actually stop crashes: • Minimize DC-link loop L with laminated/balanced busbars • Place low-ESR bulk and HF caps millimetres from the half-bridge • Make gate loops ultra-compact and electrically isolated from power loops • Keep parallel device source inductance matched and symmetric SiC enables extreme switching, but it also exposes every #PCBLayout failing. If your inverter explodes on first power, don’t start by blaming the MOSFET. Rework the copper. Reliable SiC inverters start with power-loop architecture and layout, not the transistor. Image credit: EEWorld. The inverter shown is the #Hyundai IONIQ 5 800 V traction inverter, used here as a representative example of modern high-power SiC inverter layout. #PowerElectronics #InverterDesign #ReliabilityEngineering #ElectricVehicles #HighPowerDensity #MotorDrives
-
+1